



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/003,180	10/30/2001	Heon-Deok Park	9898-197	4103	
7590 03/04/2005			EXAMINER		
MARGER JOHNSON & McCOLLOM, P.C.			KERVEROS, JAMES C		
1030 S.W. Morrison Street Portland, OR 97205			ART UNIT	PAPER NUMBER	
,			2133		
			DATE MAILED: 03/04/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)	_				
Office Action Summary		10/003,1	30	PARK ET AL.					
		Examine		Art Unit					
			KERVEROS	2133					
 Period for I	The MAILING DATE of this communication Reply	appears on the	e cover sheet with the c	orrespondence address					
THE MA - Extension after SIX - If the period of the period	RTENED STATUTORY PERIOD FOR RE ALLING DATE OF THIS COMMUNICATIO and the may be available under the provisions of 37 CFR (6) MONTHS from the mailing date of this communication. Giod for reply specified above is less than thirty (30) days, a grid for reply is specified above, the maximum statutory per to reply within the set or extended period for reply will, by start at received by the Office later than three months after the matent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no ev reply within the stat riod will apply and w atute, cause the app	ent, however, may a reply be tin utory minimum of thirty (30) day ill expire SIX (6) MONTHS from dication to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).					
Status									
1)⊠ R	esponsive to communication(s) filed on 20	0 January 200	<u>95</u> .						
3)□ Si									
cl	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition	of Claims								
4a 5)□ C 6)図 C 7)□ C	laim(s) 1-20 is/are pending in the applicate ) Of the above claim(s) is/are without aim(s) is/are allowed. laim(s) 1-20 is/are rejected. laim(s) is/are objected to. laim(s) are subject to restriction and	drawn from co							
Application	Papers								
9)□ Th	e specification is objected to by the Exam	niner.							
10)⊠ Th	10) ☐ The drawing(s) filed on 30 October 2001 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.								
Al	oplicant may not request that any objection to	the drawing(s)	be held in abeyance. Se	e 37 CFR 1.85(a).					
	eplacement drawing sheet(s) including the cor se oath or declaration is objected to by the	•		•					
Priority un	der 35 U.S.C. § 119								
a)⊠ 1. 2. 3.	knowledgment is made of a claim for fore All b) Some * c) None of:  Certified copies of the priority docum Certified copies of the priority docum Copies of the certified copies of the papplication from the International But the attached detailed Office action for a	ents have beents have beents have beents have been briority docum	en received. en received in Applicat ents have been receive le 17.2(a)).	ion No ed in this National Stage					
Attachment(s)	·								
1) Notice of	f References Cited (PTO-892)		4) Interview Summary						
3) 🔲 Informati	f Draftsperson's Patent Drawing Review (PTO-948) ion Disclosure Statement(s) (PTO-1449 or PTO/SB o(s)/Mail Date		Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate Patent Application (PTO-152)					
S. Patent and Trade	. 6/1			<del></del>	_				

Application/Control Number: 10/003,180 Page 2

Art Unit: 2133

### **DETAILED ACTION**

1. This is a Final Office Action in response to AMENDMENT filed 1/20/2005, in reply to the prior Office Action mailed 10/20/2004. Claims 1- 20 are pending.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Okayasu (US 6157200).

Regarding independent Claims 1, 8, 12, 16, and dependent claims 17-20,

Okayasu discloses a semiconductor device test system and method, Figures 1, 4 and 5, comprising:

A plurality of comparator and driver units, such as an analog comparator group 104 and a driver group 103 in the pin electronics 102, Figure 1, each comparator 104 and driver unit 103 comprising a driver 103A for driving an input signal from the pattern generator 201 to be applied to a (terminal P) of the DUT, and a comparator 104A

configured to compare data output from one or more output pins P of the semiconductor device DUT with a predetermined output signal pattern H and L logic, also shown in Figure 5, which illustrates the pin unit 110 in the FIG. 4. The comparison results by the analog comparator group 104 are sent via response signal transmission lines 302 back to the tester main frame 200, wherein they are logically compared by a logical comparator 203 with expectation patterns (EPD) from the pattern generator 201 to detect a mismatch between them and consequently a failing part.

A plurality of control units, (relay matrix 105) for switching the device groups (103 and 104) connected to respective terminals of the DUT, where each control unit (105) configured to electrically connect a corresponding comparator 104A and driver unit 103A to a pin (terminal P) of the semiconductor device DUT in response to a control signal from a local pin controller 111, wherein pins (P) of the semiconductor device DUT are divided into pin groups corresponding to device groups (103 and 104), where each pin group having K number of pins, and where (K>1) is an integer greater than 1.

A pattern memory (201) for storing the input signal patterns and the output signal patterns expectation patterns (EPD), Figures 1 and 4.

Regarding Claims 2 and 3, Okayasu discloses that each control unit is a multiplexer (relay matrix 105) for switching the device groups that are connected to respective terminals of the DUT having (K>1) of inputs (P), configured to receive control signal via a data bus. The control signal is stored in the register group 111D, which is input into the relay control circuit 111F to control the pin electronics 102A and the relay matrix 105 to put them in the state corresponding to the test mode.

Application/Control Number: 10/003,180 Page 4

Art Unit: 2133

Regarding Claims 4-7, 9-11, 13-15, Okayasu discloses output and input pins corresponding to signal RX and TX. A memory, such as pattern memory (201) located in an external device (200) tester main frame, for storing input patterns and output expectation patterns (EPD), Figures 1 and 4.

## Response to Arguments

- 3. Applicant's arguments filed 1/20/2005 have been fully considered but they are not persuasive. Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Okayasu (US 6157200), as set forth in the present Office Action.
- In response to applicant's argument that Okayasu does not teach or disclose dividing pins of a DUT into pin groups, each group having one or more pins, clearly Okayasu discloses pin electronics 102, which has a driver group 103 for electrically driving the DUT. The pattern signal is applied via the driver group 103 to each terminals of the DUT. A relay matrix 105 switches the device groups to respective terminals of the DUT, each terminal of the DUT corresponds to a pin "P". In this example, Figure 5 shows only one pin electronics 102A loaded with a driver 103A for driving one terminal P of the DUT. However, in reality the pin electronics 102 comprises a plurality of terminals "P", each corresponding to respective terminals of the DUT.

In response to applicant's argument, clearly Okayasu discloses a pattern memory (201) for storing the input signal patterns and the output signal patterns expectation patterns (EPD), Figures 1 and 4.

In response to applicant's argument, clearly Okayasu discloses connecting a pin (terminal P) of the semiconductor device (DUT) through I/O module (113) of the pin unit 110 with RX or TX corresponding to a pin of the test system (200) tester main frame.

#### Conclusion

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAMES C KERVEROS whose telephone number is (571) 272-3824. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Randolph Building 401 Dulany Street, Alexandria, VA 22314

Tel: (571) 272-3824, Fax: (571) 272-3824

Email: james.kerveros@uspto.gov

Date: 28 February 2005

Office Action: Final Rejection

JAMES C KERVEROS

Examiner Art Unit 2133

GUY J. LAMARRE PRIMARY EXAMINER